[FMC6] Device Fabrication Techniques

5:50 PM - 6:10 PM JST(8:50 AM - 9:10 AM UTC)Late News

[FMC6-3L] Bayesian Optimization-Driven Improvement of Thermoelectric Properties of Polycrystalline III-V Semiconductor Films Synthesized at Low Temperature

*Takamitsu Ishiyama^1,2, Koki Nozawa¹, Takashi Suemasu¹, Kaoru Toko¹ (1. University of Tsukuba (Japan), 2. JSPS Research Fellow (Japan))

Keywords:

Bayesian optimization,Thermoelectric materials,Low-temperature synthesis,Semiconductors,Thin-film growth