[A-1] 回路とシステム

2:00 PM - 2:15 PM JST(5:00 AM - 5:15 AM UTC)

[A-1-26] Investigation of a wide-bandwidth and low-spur Fractional-N PLL

○Shunta Nakao¹, Tsutomu Yoshiura¹ (1. Osaka Institute of Technology Univ.)

Keywords:

Phase Locked Loop (PLL),Delta Sigma Modulator (DSM),Master Slave Sampling Filter (MSSF),Twin-T Notch Filter,Over Clock (OC)