[C-12] 集積回路

3:00 PM - 3:15 PM JST(6:00 AM - 6:15 AM UTC)

[C-12-17] A Design of 55MHz 2V Input 65nm CMOS Quasi Three-Level Buck Converter for High Current Density and Integrated Voltage Regulator

○Tsubasa Iio¹, Kousuke Miyaji¹ (1. Shinshu Univ.)

Keywords:

IVR,3-level buck converter,PWM control