[C-12] 集積回路

3:00 PM - 3:15 PM JST(6:00 AM - 6:15 AM UTC)

[C-12-18] A Bang-Bang Hybrid PLL With Dynamic Coarse Path Control

〇Atsushi Motozawa¹, Yasuyuki Hiraku¹, Yoshitaka Hirai¹ (1. Renesas Electronics Corp.)

Keywords:

Hybrid PLL,Bang-bang PFD

Password required to view