General Conference of the Institute of Electronics, Information and Communication Engineers

Presentation Information

10:15 AM - 10:30 AM JST(1:15 AM - 1:30 AM UTC)

[C-8-04]Design of Low-Power Asynchronous Dual-Rail Logic Gates in Single Flux Quantum Circuits

〇Taisei Yahata¹, Nobuyuki Yoshikawa^2,3, Yuki Yamanashi^2,3 (1. Graduate School of Engineering Science, Yokohama National University, 2. Institute of Advanced Sciences, Yokohama National University, 3. Institute of Multidisciplinary Sciences, Yokohama National University)

Keywords:

single flux quantum circuit,asynchronous logic gate

Password required to view

Back to Session information