[B-4] Electromagnetic Compatibility

4:15 PM - 4:30 PM JST(7:15 AM - 7:30 AM UTC)Candidate for Academic Incentive AwardCareer Explorer

[B-4-35] Phase Locked Loop回路の正弦波ノイズに対する耐性評価

◎△Takanori Kitahara¹, Jianqing Wang¹, Yusuke Yano¹ (1. Nagoya Institute of Technology)

Keywords:

PLL,EMC