International Conference on Solid State Devices and Materials

In this paper we explore various integration approaches for implementing a backside power delivery network compatible with scaled standard cells in sub-3nm technology. The key integration challenges to be tackled are extreme silicon thinning and overlay control during backside lithography.