[C-12] 集積回路

11:00 AM - 11:15 AM JST(2:00 AM - 2:15 AM UTC)

[C-12-30] A Comparator-based Gain Boosted PD Design for 32kHz Reference Oversampling PLL

○Wenqian Wang¹, Junjun Qiu¹, Atsushi Shirane¹, Kenichi OKADA¹ (1. Tokyo Institute of Technology)

Keywords:

oversampling,Phase-Locked Loop