Presentation Information

[We-P-35]Influence of Interface Traps on Gate-Capacitance Peak Under Drain Bias in SiC Trench MOSFET

*Ilaria Matacena1, Luca Maresca1, Andrea Irace1, Santolo Daliento1 (1. University of Naples Federico II (Italy))