[O3-10] Recent Digital Active Gate Drive Technologies | IPEC2026

Advanced Search

Session Details

Organized SessionSemiconductor Power Conversion

[O3-10]Recent Digital Active Gate Drive Technologies

Mon. Jun 1, 2026 4:30 PM - 6:10 PM JST
Mon. Jun 1, 2026 7:30 AM - 9:10 AM UTC

Hall 3 & 4(2F)

Chair:Hidemine Obara(Yokohama National University)

4:30 PM - 4:50 PM JST(7:30 AM - 7:50 AM UTC)

[O3-10-01]A New Active Gate-Drive Circuit and Control Signal Generation Method for a One-Pulse Active Gate Control

*Daiki Yamaguchi¹, Shinji Sato¹, Fumiki Kato¹ (1. National Institute of Advanced Industrial Science and Technology (Japan))

4:50 PM - 5:10 PM JST(7:50 AM - 8:10 AM UTC)

[O3-10-02]A Development of a 4-bit Logic Active Gate Driver to Improve the Performance of Three-Phase Inverters

Thanh-Hoa Nguyen-Thi^1,3, Long Van Pham¹, *Chi-Hieu Pham¹, Trong-Minh Tran¹, Obara Hidemine² (1. Hanoi University of Science and Technology (Viet Nam), 2. Yokohama National University (Japan), 3. Hung Vuong University (Viet Nam))

5:10 PM - 5:30 PM JST(8:10 AM - 8:30 AM UTC)

[O3-10-03]A Real-Time Feedback Control of Surge Voltage in a Three-Phase Inverter by Digital Active Gate Drive

*Hidemine Obara¹, Katsuhiro Hata² (1. Yokohama National University (Japan), 2. Shibaura Institute of Technology (Japan))

5:30 PM - 5:50 PM JST(8:30 AM - 8:50 AM UTC)

[O3-10-04]Feedback Control of Conducted EMI in a Three-Phase Inverter Using Digitally Controlled Gate Drive

Shimon Shigetomi¹, *Katsuhiro Hata¹, Hidemine Obara² (1. Shibaura Institute of Technology (Japan), 2. Yokohama National University (Japan))

5:50 PM - 6:10 PM JST(8:50 AM - 9:10 AM UTC)

[O3-10-05]Turn-ON Peak Current Suppression of SiC-MOSFETs Under Variable Switching Current Utilizing Gate Resistor Array

*Tomoyuki Mannen¹ (1. Utsunomiya University (Japan))

Back to Category List