Presentation Information
[EDP2-02]Reduction of Logic Stages and Gate Count in RSFQ Circuits Synthesized with a Complete Set of Clockless Gates
*Nobutaka Kito1 (1. Chukyo University (Japan))
Keywords:
RSFQ Circuits,Clockless Gates,Technology Mapping,Logic Synthesis
Password required to view
Access to the ISS2025 conference program, abstracts, presentation slides, and posters is restricted and requires a password. The password will be provided exclusively to registered participants. We appreciate your understanding and cooperation in maintaining the integrity of the event.