Presentation Information
[EDP1-01]Test Set Generation Method for Timing Faults in RSFQ Circuits Composed of Clockless Gates
*Masaki Oiwa1, Nobutaka Kito1 (1. Chukyo University (Japan))
Keywords:
RSFQ circuits,Clockless gate,Timing fault,Test pattern generation,Constraint satisfaction problem
Comment
To browse or post comments, you must log in.Log in