[A-1] Circuits and Systems

11:30 AM - 11:45 AM JST(2:30 AM - 2:45 AM UTC)

[A-1-08] Improvement of Convergence Speed in CTLE Design Optimization Using FMQA with Engineering

〇Shota Koshikawa¹, Kaito Hagiwara¹, Tsuyoshi Yoshida¹ (1. Mitsubishi Electric Corporation)

Keywords:

CTLE,FMQA,Quantum Optimization

Password required to view