2026 International Conference on Solid State Devices and Materials
Advanced Search

Session Details

Short Oral Presentation12: Advanced and Innovative Circuits / Systems Interacting with Devices and Materials

[SO-PS-12]12: Advanced and Innovative Circuits / Systems Interacting with Devices and Materials

Wed. Sep 16, 2026 1:30 PM - 1:42 PM JST
Wed. Sep 16, 2026 4:30 AM - 4:42 AM UTC
Room M(109, 1st Floor)
Session Chair:Jerald Yoo(Seoul National Univ.), Yasuhiro Ogasahara(AIST)
1:30 PM - 1:32 PM JST(4:30 AM - 4:32 AM UTC)

[SO-PS-12-01]0.42pW/bit Low-Power-Density High-Accuracy Ternary-Gated Spiking MGU Accelerator for Low-Time-Step Spiking Automatic Speech Recognition

〇Jiapeng Shi1, Shuming Liu2, Zhongyong Ye3, Yitao Ma2,3,4 (1. University of Science and Technology of China (China), 2. Zhejiang University (China), 3. Zhejiang ICsprout Semiconductor Co. Ltd (China), 4. ZJU-Hangzhou Global Scientific and Technological Innovation Center (China))
1:32 PM - 1:34 PM JST(4:32 AM - 4:34 AM UTC)

[SO-PS-12-02]A 1.2-mV Low-Ripple Seamless-Transition Single-Mode Hybrid Buck-BoostConverter for Lithium-Ion Battery-Powered Sensor Interfaces

〇JingYao Chi1, Xinjian Wang1, Wenrui Chen3, Yaolei Guo1, Chenhao Tang1, Yue Cheng1, Wenjing Mu3, Ping Ouyang3, Yitao Ma1,2,3 (1. Zhejiang Univ. (China), 2. ZJU-Hangzhou Global Sci. and Tech. Innovation Center (China), 3. Zhejiang ICsprout Semiconductor Corp. (China))
1:34 PM - 1:36 PM JST(4:34 AM - 4:36 AM UTC)

[SO-PS-12-03]Programmable Temperature Switch with Wide-Range Threshold Control

〇Yugo Matsumoto1, Tetsuya Hirose1 (1. The University of Osaka (Japan))
1:36 PM - 1:38 PM JST(4:36 AM - 4:38 AM UTC)

[SO-PS-12-04]An Ultra-Low-Power ELM-RLS Chip for On-Chip Online Learning in Extreme-Edge AI Systems

〇Yinfei Ma1, Keisuke Takano2, Shiyuan Sun1, Satoshi Kawakami1, Takeaki Yajima1 (1. Kyushu University (Japan), 2. Japan Advanced Institute of Science and Technology (Japan))
1:38 PM - 1:40 PM JST(4:38 AM - 4:40 AM UTC)

[SO-PS-12-05]A Fast-Locking, Low-Power, and Low-Jitter Sub-Sampling PLL with a Dead Zone Automatic Controller in 16nm FinFET

〇Jyun-Si Lin1, Yu-Lung Lo1, Wei-Bin Yang2 (1. The Univ. of National Kaohsiung Normal (Taiwan), 2. The Univ. of Tamkang (Taiwan))
1:40 PM - 1:42 PM JST(4:40 AM - 4:42 AM UTC)

[SO-PS-12-06]Transimpedance Amplifier for Low IRN and Flat Group Delay Using Bessel Filter-Based Pole Placement and Negative Capacitance

〇Yuki Kubo1, Masahiro Fujii1, Ippei Akita1 (1. AIST (Japan))
Back to Category List