Presentation Information
[PS-03-08 (Late News)]Signal and Power Integrity Co-Analysis of a High-Speed System-in-Package with Through-Silicon Interposer for Logic-Memory Integration
Yeong-Lin Lai1, 〇Wen-Jung Chiang1 (1. National Changhua University of Education (Taiwan))
