Presentation Information

[A-1-01 (Invited)]Modeling of Gate-All-Around and CFET Transistor and Interconnects towards Next Generation Logic Nodes

〇Ashish Pal1 (1. AMAT (United States of America))