Presentation Information
[S1-06]Device Design Trade-off in Silicon Junctionless Floating-Body FeFET
*Qiao Chu1, Shinichi Takagi1, Mitsuru Takenaka1, Kasidit Toprasertpong1 (1. The University of Tokyo (Japan))
Keywords:
Junctionless,FeFET,Ferroelectric HZO,Memory Window
Comment
To browse or post comments, you must log in.Log in