Session Details
[D-3]Si-related Devices
Tue. Sep 3, 2024 9:00 AM - 10:00 AM JST
Tue. Sep 3, 2024 12:00 AM - 1:00 AM UTC
Tue. Sep 3, 2024 12:00 AM - 1:00 AM UTC
Room D (Medium Hall)(2nd Floor)
Session Chair: Tsuyoshi Kachi (Toshiba Device & storage), Shinsuke Harada (AIST)
[D-3-01]The Reduction of Reverse Recovery Current in RC-IGBT by Controlling Hole Injection from IGBT Region with Partially Extended N-emitter
〇Daiki Yoshikawa1, Kazutoshi Nakamura1, Yusuke Kawaguchi1, Shoko Hanagata1, Shunta Murai1, Norio Yasuhara1, Kenichi Matsushita1, Takeshi Suwa1, Keiko Kawamura1, Seiji Inumiya1 (1. Toshiba Electronic Devices & Storage Corporation (Japan))
[D-3-02]Mitigating Self-Turn-On in Scaled CSTBT: A Focus on Poly-Si Resistivity
〇Srikanth Gollapudi1, Ichiro Omura1 (1. Kyushu Institute of Technology (Japan))
[D-3-03]Proposal of 1.2kV thin wafer Semi-SuperJunction IGBT (SSJ-IGBT) surpassing Full SuperJunction IGBT
〇Masahiro Tanaka1, Naoki Abe2, Akio Nakagawa3 (1. Nihon Synopsys G.K. (Japan), 2. Nihon Synopsys G.K. (Japan), 3. Nakagawa Consulting Office, LLC. (Japan))
[D-3-04]Physics-based LSTM Neural Network Surrogate Model
for SiGe HBT Intrinsic Profile Optimization
〇Gregoire Caron1,2, Anatoli Juditsky2, Nicolas Guitard1, Didier Celi1 (1. STMicroelectronics (France), 2. Lab. Jean Kuntzmann (France))