Session Details

[N-6]Compute-in-Memory

Wed. Sep 4, 2024 10:45 AM - 11:45 AM JST
Wed. Sep 4, 2024 1:45 AM - 2:45 AM UTC
Room N (Studio 1)(1st Floor)
Session Chair: Koh Johguchi (Shinshu Univ.), Jun Furuta (Okayama Prefectural Univ.)

[N-6-01 (Invited)]Towards Efficient and Precise Analog Compute-in-Memory Circuits

〇Kentaro Yoshioka1, Shimpei Ando1, Satomi Miyagi1, Yung-Chin Chen1, Wenlun Zhang1 (1. Keio Univ. (Japan))

[N-6-02]A Saliency-Aware Analog Computing-In-Memory Macro with SAR-Embedded Saliency Detection Technique

〇Shimpei Ando1, Yung-Chin Chen1,2, Satomi Miyagi1, Wenlun Zhang1, Kentaro Yoshioka1 (1. Keio Univ. (Japan), 2. National Taiwan Univ. (Taiwan))

[N-6-03]An Ultra-low Power SNN Co-processor with Reconfigurable Computing-in-Memory Cell Array based on Differential-pair SRAM and Memristive Memory

〇yaolei Guo1, Liangyao Deng1, Jinxu Liu1, Chenhao Tang1, Yue Cheng1, Yishu Zhang1,2,3, Yongpeng Cheng1,2,3, Yitao Ma1,2,3 (1. College of intergrated circuits, Zhejiang University (China), 2. ZJU-Hangzhou Global Scientific and Technological Innovation Center (China), 3. Zhejiang ICsprout Semiconductor Co., Ltd (China))