Session Details

[16p-S2_203-1~15]13.5 Semiconductor devices/ Interconnect/ Integration technologies

Mon. Mar 16, 2026 2:00 PM - 6:45 PM JST
Mon. Mar 16, 2026 5:00 AM - 9:45 AM UTC
S2_203 (South Bldg. 2)

[16p-S2_203-2][The 47th Paper Award Speech] SiO2/Si interface defect characterization in advanced MOS fabrication

〇Shota Nunomura1, Hiroyuki Ota1, Toshifumi Irisawa1, Kazuhiko Endo1, Yukinori Morita1 (1.AIST)

[16p-S2_203-3][The 59th Young Scientist Presentation Award Speech] Cryogenic conductance calculation of highly doped Si for advanced CMOS applications

〇Keito Yoshinaga1, Ryo Toyoshima1, Munehiro Tada2, Ken Uchida1 (1.Univ. Tokyo, 2.Keio Univ.)

[16p-S2_203-4]Temperature dependence of surface-roughness-limited mobility in (100) Si n-MOSFETs

〇Shinichi Takagi1, Kei Sumita2, Xueyang Han2, Zhao Jin2, Yutong Chen2, Mitsuru Takenaka2, Kasidit Toprasertpong2 (1.Teikyo Univ., ACRO, 2.The Univ. Tokyo)

[16p-S2_203-5]Gate Length Dependence of Subthreshold Swing in Cryogenic MOSFETs

〇(M1)Takumi Katori1,2, Hidehiro Asai1, Hiroshi Oka1, Kimihiko Kato1, Takumi Inaba1, Yuika Kobayashi1, Satoshi Moriyama2, Takahiro Mori1 (1.AIST, 2.Tokyo Denki Univ.)

[16p-S2_203-6]Heat Dissipation Effects via Contacts and Heatsinks in Cryogenic SOI MOSFET

〇Kosuke Hatta1, Takayuki Mori1, Shota Kondo1, Hiroshi Oka2, Takahiro Mori2, Jiro Ida1 (1.Kanazawa Inst. of Tech., 2.AIST)

[16p-S2_203-7]Reverse Short Channel Effect of MOSFETs at Cryogenic Temperatures

〇ZIJIA FENG1, Tomoko Mizutani1, Takuya Saraya1, Masaharu Kobayashi1, Toshiro Hiramoto1 (1.The Univ. of Tokyo)

[16p-S2_203-8]A Study on the Origin of Drain Current RTN Under Strong Inversion at Cryogenic Temperatures

〇KIYOSHI TAKEUCHI1, TOMOKO MIZUTANI1, TAKUYA SARAYA1, HIROSHI OKA2, TAKAHIRO MORI2, SHINICHI TAKAGI3, MASAHARU KOBAYASHI1, TOSHIRO HIRAMOTO1 (1.Univ. Tokyo, 2.AIST, 3.Teikyo Univ.)

[16p-S2_203-9]Analysis of Subthreshold Current Variability in Bulk and FDSOI MOSFETs at Cryogenic Temperatures

〇Tomoko Mizutani1, Kiyoshi Takeuchi1, Takuya Saraya1, Inaba Takumi2, Oka Hiroshi2, Asai Hidehiro2, Mori Takahiro2, Kobayashi Masaharu1, Hiramoto Toshiro1 (1.Univ. of Tokyo,, 2.AIST)

[16p-S2_203-10]Gate-Bias-Dependence of Drain Current RTN at Room and Cryogenic Temperatures

〇KIYOSHI TAKEUCHI1, TOMOKO MIZUTANI1, TAKUYA SARAYA1, HIROSHI OKA2, TAKAHIRO MORI2, MASAHARU KOBAYASHI1, TOSHIRO HIRAMOTO1 (1.Univ. Tokyo, 2.AIST)

[16p-S2_203-11]Mechanism of valley splitting at a semiconductor/insulator interface

〇Toshiaki Hayashi1, Hiroyuki Kageshima2, Yasushi Shinohara1, Jinichiro Noborisaka1, Katsuhiko Nishiguchi1 (1.NTT, 2.Shimane Univ.)

[16p-S2_203-12]Direct observation of electron capture processes in amphoteric defect states achieved by charge pumping in individual defects at MOS interface (18) -Derivation method of σ-

〇Toshiaki Tsuchiya1, Masahiro Hori1, Yukinori Ono1 (1.Shizuoka Univ.)

[16p-S2_203-13]Optical control of carrier polarity in MOSFET fabricated with undoped Si substrate(Ⅰ)

〇(DC)Jin Miura1, Jiei Mukoyama1, Tetsuhiro Owa1, Kenji Ikushima1 (1.Tokyo Univ. of A & T)

[16p-S2_203-14]Optical control of carrier polarity in MOSFET fabricated with undoped Si substrate (Ⅱ)

〇(B)Jiei Mukoyama1, Jin Miura1, Tetsuhiro Owa1, Kenji Ikushima1 (1.Tokyo Univ. of A & T)

[16p-S2_203-15]Indexing current-voltage characteristics using a hash function

〇Tetsufumi Tanamoto1, Tomoko Mizutani2, Keiji Ono3, Toshiro Hiramoto2 (1.Teikyo Univ., 2.Tokyo Univ., 3.Riken)